

## Introduction

This Intersil CPU Supervisors feature a low voltage reset controller, a programmable watchdog timer, and from 16K bits to 64K bits of serial EEPROM in a single package. Although these devices can be used to with practically any microcontroller, the 8051 is used here to demonstrate the operation.

## Implementation

The circuit shown in Figure 1 illustrates the connection of the CPU Supervisor to the 8051 microcontroller. The ports shown in this figure correspond to the software routines in the related assembly code. The following are routines provided for implementing an interface to these devices.

**wren\_cmd** – This command routine sets the write enable latch. this latch must be set before (and is automatically reset after) writing to either the EEPROM memory array or the status register.

**wrdi\_cmd** – This command routine resets the write enable latch.

**wrsr\_cmd** – This command routine writes the watchdog timeout period bits (WD0, WD1) and the Block Protect bits (BP0, BP1) in the status register.

**rdsr\_cmd** – This command routine reads the status register.

**byte\_write** – This command routine writes a single byte to the EEPROM memory array.

**byte\_read** – This command routine reads a single byte from the EEPROM memory array.

**page\_write** – This command routine writes 3 consecutive bytes to the EEPROM memory array. It can easily be modified to write an entire page (maximum of 4 bytes).

**sequ\_read** – This command routine reads three consecutive bytes from the EEPROM memory array. It can be easily modified to read any number of bytes.

**rst\_wdog** – This routine is used to reset the watchdog timer without sending a command.

## More Information

Additional code can be found on the Intersil website site at <http://www.intersil.com>.

